

Program: BE Electronics and Telecommunication Engineering

Curriculum Scheme: Revised 2012

Examination: Second Year Semester III

Course Code: ETS303

Course Name: Digital Electronics

Time: 1 hour


Max. Marks: 50



Note: All the questions are compulsory and carry equal marks.

Q.1	Which of the following is the hexadecimal equivalent of $(2598.675)_{10}$
Option A:	$(B26.BDDD)_{16}$
Option B:	$(A26.ACCC)_{16}$
Option C:	$(B25.BDDC)_{16}$
Option D:	$(A26.ADDC)_{16}$
Q.2	What is the binary equivalent of $(105.15)_{10}$
Option A:	$(1100001.001001)_2$
Option B:	$(1101001.001001)_2$
Option C:	$(1110101.001011)_2$
Option D:	$(1001101.001011)_2$
Q.3	The Boolean Expression $PQ'R(QS + RST) + PR'$ simplifies to
Option A:	$P + Q'RST$
Option B:	$P(R' + QST)$
Option C:	$PR + QST$
Option D:	$P(R' + Q'ST)$
Q.4	Which of the following statements is not correct?
Option A:	$AB + A'C + BC = AB + A'C$
Option B:	$A + AB = A$
Option C:	$(A + B)(A' + C)(B + C) = (A + B)(A' + C)$
Option D:	$AB + A'C = (A + C')(A' + B')$
Q.5	Which of the following represents the Sum of Products expression for the function $f(W, X, Y, Z) = \sum(0,1,2,8,11) + d(3,9,15)$
Option A:	$W'X' + X'Y' + X'Z$
Option B:	$W'X' + WYZ$
Option C:	$W'X' + X'Y' + Z$
Option D:	$W'X' + WYZ + X'Z$

Q.6	Which of the following is not a property of CMOS logic gates?
Option A:	High switching speed
Option B:	Low static power consumption
Option C:	High packing density
Option D:	High noise margin
Q.7	If I want to implement a logic circuit using a single logic gate that takes two inputs A and B and gives an output '1' if A is equal to B, else gives an output '0', which of the following logic gate should be used?
Option A:	AND gate
Option B:	OR gate
Option C:	XOR gate
Option D:	XNOR gate
Q.8	Which digital circuit acts as switch.?
Option A:	Comparator
Option B:	Counter
Option C:	De-Multiplexer
Option D:	Multiplexer
Q.9	What is 2's Complement of Binary number 0000 1000 ?
Option A:	1110 1000
Option B:	1111 1000
Option C:	1010 1100
Option D:	1110 0011
Q.10	Assume that a particular IC has a supply voltage (V_{cc}) equal to +5 V and $IC_{CH} = 10$ mA and $IC_{CL} = 23$ mA. What is the power dissipation for the chip?
Option A:	50 mW
Option B:	82.5 mW
Option C:	115 mW
Option D:	155 mW

Q.11	A circuit that converts n inputs to 2^n outputs is called
Option A:	Encoder
Option B:	Decoder
Option C:	Multiplexer
Option D:	carry look ahead
Q.12	Output of comparator when A = 1010 and B = 1011 is _____.
Option A:	A > B = 1, A < B = 0, A = B = 1.
Option B:	A > B = 0, A < B = 1, A = B = 0.
Option C:	A > B = 1, A < B = 0, A = B = 0.
Option D:	A > B = 0, A < B = 1, A = B = 1.
Q.13	Two 4-bit binary numbers A = 1011 and B = 1111 are applied to a 4-bit parallel adder. The carry input is 1. What are the values for the sum and carry output?
Option A:	S4 S3 S2 S1 = 0111, Cout = 0.
Option B:	S4 S3 S2 S1 = 1111, Cout = 1.
Option C:	S4 S3 S2 S1 = 1011, Cout = 1.
Option D:	S4 S3 S2 S1 = 1100, Cout = 1.
Q.14	An SR latch is created using only two NOR gates with S and R inputs feeding one NOR gate each. If both S and R inputs are set to one, the outputs will be
Option A:	Q and Q' complementary to each other
Option B:	Q and Q' both 1
Option C:	No change in circuit output
Option D:	Q and Q' both 0
Q.15	Which of the following statements is NOT correct?
Option A:	Race around condition occurs in a JK latch when both the inputs are one.
Option B:	A flip flop is used to store one bit information.
Option C:	A transparent latch is Dtype flipflop with enable (level triggered) in place of a clock.
Option D:	Masterslave configuration is used in flipflop to store two bits information.

Q.16	The complex programmable logic device contains several PLD blocks and _____
Option A:	A language compiler
Option B:	AND/OR arrays
Option C:	Global interconnection matrix
Option D:	Field-programmable switches
Q.17	A sequential access memory is one in which _____
Option A:	A particular memory location is accessed rapidly
Option B:	A particular memory location is accessed sequentially
Option C:	A particular memory location is accessed serially
Option D:	A particular memory location is accessed parallel
Q.18	Non-volatile memory refers to _____
Option A:	The memory whose loosed data is retained again when power to the memory circuit is removed/applied
Option B:	The memory which loses data when power to the memory circuit is removed
Option C:	The memory which loses data when power to the memory circuit is applied
Option D:	The memory whose loosed data is achieved again when power to the memory circuit is applied
Q.19	The following circuit is a  <p>a. Synchronous Mod 7 counter b. Asynchronous Mod 7 counter c. Synchronous Mod 6 counter d. Asynchronous Mod 6 counter</p>
Option A:	a
Option B:	b
Option C:	c
Option D:	d

<p>Q.20</p>	<p>The following circuit is a</p>  <p>a. Mod-6 Ring Counter b. Mod-6 Johnson Counter c. Mod-12 Ring Counter d. Mod-12 Johnson Counter</p>
<p>Option A:</p>	<p>a</p>
<p>Option B:</p>	<p>b</p>
<p>Option C:</p>	<p>c</p>
<p>Option D:</p>	<p>d</p>
<p>Q.21</p>	<p>If the initial values of the flip-flops are 10110 from right to left, then after 3 clock cycles their values will be</p>  <p>a. 10110 b. 00101 c. 10010 d. 01011</p>
<p>Option A:</p>	<p>a</p>
<p>Option B:</p>	<p>b</p>
<p>Option C:</p>	<p>c</p>
<p>Option D:</p>	<p>d</p>

Q.22 How many flip-flops are required to count 32767_{10} using a binary ripple counter?
 a. 15
 b. 16
 c. 17
 d. 20


Option A: a

Option B: b

Option C: c

Option D: d

Q.23 Let X is the input sequence whereas Z is the output sequence for the state machine shown below. Which of the following options correctly describes the output Z sequence for input sequence X given below (Assume initial state S0)
 X = 001101101011010




- a. Z = 000101101001010
- b. Z = 000100100001000
- c. Z = 000001001000010
- d. Z = 001011010010100

Option A: a

Option B: b

Option C: c

Option D: d

<p>Q.24</p>	<p>What function is implemented by the circuit shown below? Assume the signal w is driven by a square wave signal.</p>  <p>a. Modulo -3 counter b. Modulo-4 counter c. Modulo-5 counter d. Modulo-6 counter</p>
<p>Option A:</p>	<p>a</p>
<p>Option B:</p>	<p>b</p>
<p>Option C:</p>	<p>c</p>
<p>Option D:</p>	<p>d</p>
<p>Q.25</p>	<p>If I want to divide 10110100 by 4 using shift register, I have to perform</p> <p>a. 1-bit left shift b. 1-bit right shift c. 2-bit left shift d. 2-bit right shift</p>
<p>Option A:</p>	<p>a</p>
<p>Option B:</p>	<p>b</p>
<p>Option C:</p>	<p>c</p>
<p>Option D:</p>	<p>d</p>