ISTE SAKEC

IEEE SAKEC LOGO

OCTOBER 2017
Industrial Visit to Kolad
On 14th October 2017, ISTE SAKEC organised the most awaited event of the year, INDUSTRIAL VISIT to RAWALJE POWER PLANT and OUTBOUND to EMPOWER ACTIVITY CAMPS. The students learned about the working of how electricity is generated and got an insight of the industry. In the second half of the trip, Raft-Building and Rafting activity and other team building activities were organised at EMPOWER ACTIVITY CAMP. Overall the visit was Informative, Enlightening and Adventures.Click here for more… Industrial Visit to Kolad
AUGUST 2017
RUBY-GRAMMING
Information Technology department in collaboration with ISTE SAKEC, wish to organize a Workshop on “Ruby-gramming”on 12th August, 2017. The speaker for this event was Mr. Deven Shah.

Click here for more…

JULY 2017
Advanced Embedded and Real Time Application Design
Department of Electronics Engineering successfully conducted AICTE-ISTE approved STTP on “Advanced Embedded and Real Time Application Design” from 3rdJuly 2017 to 8th July 2017. Eminent speakers like Dr. P.C. Pande from IIT Mumbai and other engineering colleges contributed to the event. Industry experts like Dr. Kushal Tuckle and Mr. Jayanthi Gokhle shared their practical knowledge with the participants. Participants enjoyed hands-on sessions on RTOS and embedded C programming. Advanced Embedded and Real Time Application Design
Biometric Applications and Research Challenges
Department of Electronics Engineering in association with ISTE SAKEC successfully conducted FDP on ‘Biometric Applications and Research Challenges’ on 29th July 2017. Prof. Parmeshwar Birajdar enlightened the audience with the knowledge of different aspects of Biometric field, its application and research areas. Biometric Applications and Research Challenges
JUNE 2016
Department of Electronics Engineering organized an ISTE approved one week STTP on “Design Aspects in CMOS Analog Circuits, ASIC and MEMS” from 27th June to 1stJuly 2016. Dr. B. Satyanarayana from TIFR delivered the keynote address on “Frontiers of VLSI Technologies”. Many resource persons from premier research institutes conducted the sessions of the training program. Dr. Jayanta Mukharjee (IITB), Dr. S. S. Rathod (SPIT), Dr. Sangeeta M. Joshi (VIT), Dr. Saurabh Lodha (IITB), Dr. D. V. Bhoir (FRCRCE), Dr. Nisha Sarwade, Dr. Sudhakar Mande (DBIT) were a few to name. The sessions were supported by resource persons from industries who threw light on the industrial practices in this upcoming field of engineering. There were more than 50 participants for the course. A visit to Nanofabrication Lab, IITB was organized as a part of this STTP. We learnt through the feedback that the participants gained immense knowledge on CMOS analog design, fabrication of MEMS, nanodevices, memristor and ASIC design through this STTP. Design Aspects in CMOS Analog Circuits, ASIC and MEMS

Comments are closed